Abstract-An 8:1 multiplexer with a power output stage (PMUX) in SiGe BiCMOS technology for directly driving a plasmonic Mach-Zehnder modulator (MZM) with a 2 Vpp differential voltage swing at a data rate of 100 Gbit/s is presented. The PMUX is intended to be monolithically integrated with an ultrashort MZM on a single chip in a novel silicon photonic process. Through this integration, the bandwidth and output voltage swing could be improved compared to an external MZM load that requires far end termination. Furthermore, the direct driving by the PMUX eliminates the traditional driver amplifier, whereby power can be saved and the signal quality can be improved. Electrical measurements of the MUX show clear eye openings at 100 Gbit/s up to a 2.0 Vpp differential output voltage swing at an external 50 Ω oscilloscope load. The inherent high-speed capability of the PMUX is demonstrated at the speed limit of the available measurement equipment at 140 Gbit/s, where the PMUX still achieves 1.2 Vpp differential voltage swing, which is a record for SiGe bipolar technology.
I. INTRODUCTION
For application in data centers, the optical cable length is sufficiently short to support simple non-return to zero (NRZ) on-off keying (OOK) modulation at a 100 Gbit/s data rate. The main advantage of this modulation scheme is the simplicity of the circuitry that can be used to generate and receive such signals without any power consuming processing.
In the transmitter, plasmonic Mach-Zehnder modulators (MZMs) offer a promising alternative to state-of-the-art modulators. Depending on the electro-optic materials under investigation bandwidths of up to 170 GHz, small modulator active lengths of down to 10 µm and differential driving voltages below 2 V pp can be achieved [1, 2, 3] . Experiments have demonstrated data transmission up to 100 Gbit/s NRZ-OOK [1] ; however, signal quality was degraded by the low bandwidth of the driver amplifier and the interface between the driver and the external modulator chip. Therefore, linear feedforward equalization at the receiver side was applied that mitigates the advantage of simple NRZ signal decoding. Through monolithic integration of an ultra-short plasmonic modulator, which essentially represents a capacitive load of only a few femtofarads [3] , together with the driver electronics (cf. Fig. 1 ), the bandwidth-limiting parasitic L-C elements at the driver output can be reduced to a minimum. This essentially improves the bandwidth and thereby the maximum data rate of the entire transmitter. Furthermore, as the ultrashort modulator can be considered as lumped capacitance, no far end 50-Ω termination is required. By that, the output voltage swing is doubled for a given output current.
The development of such a photonic integrated circuit (PIC) is in the scope of the European R&D project PLASMOfab that utilizes IHP SG13G2 BiCMOS technology with an additional photonic layer on top (cf. Fig. 1 ). In this paper, the electronic driver circuit is presented, which is intended to drive the ultrashort plasmonic modulator in the photonic layer at a data rate of 100 Gbit/s and a differential output voltage swing of 2 V pp . Due to its inherent high-speed and driving capability demonstrated in [4] , a power multiplexer (PMUX) concept is utilized where the final selector stage of a MUX is designed to directly drive the modulator without an additional power consuming buffer or driver amplifier.
Since the MZM is being developed in parallel with the PMUX, no monolithic integration has occurred thus far. Instead, the MUX chip presented here contains a bondpad output interface to characterize the circuit performance on its own. This paper is organized as follows: design considerations regarding the monolithic integration of the modulator and the PMUX are presented in Sec. II. The PMUX circuitry and concept are addressed in Sec. III. Measurement results are shown in Sec. IV, and Sec. V concludes the paper. 
II. ELECTRICAL MZM DESIGN CONSIDERATIONS
The monolithic integration of the plasmonic MZM and the electrical driver involves some special design considerations.
The ultra-short plasmonic MZM with an active length of down to 10 µm [1, 2] can electrically be assumed as lumped, which allows omitting a far end termination. It represents a load capacitance as low as 3 fF [3] , which is significantly lower than for a bondpad interface with typically 20. . . 40 fF.
Prior to the first operation, the electro-optic material of the MZM needs to be uniformly aligned. This is accomplished by an initial poling procedure where a high (5. . . 10 V) DC voltage is applied to the MZM on-chip.
Depending on the poling procedure, the plasmonic MZM can either be driven by a single-ended signal of 1 V pp in a ground-signal-ground (GSG) electrode configuration or by a differential signal of 2 V pp with an SGS electrode configuration, as shown in Fig. 1 . The SGS configuration is preferred, as it leads to a symmetrical loading of the PMUX output with only half the load capacitance at each output node. This fosters the well-known benefits of differential operation (e.g., [5] ). Additionally, for poling an on-chip capacitor can be placed in the ground path of the plasmonic MZM rather than in the signal path. Since for differential operation no signal current is flowing in this common mode ground path, the capacitor can be of small size and does not impact the RF-performance.
To reduce the parasitics of the interface between the driver output and the plasmonic MZM, the latter can be placed directly above the transistors of the output driver (cf. Fig. 1 ). However, the electro-optical material of the plasmonic MZM is sensitive to high temperatures, so the influences of power dissipation in the transistors of the output driver on the plasmonic MZM need to be considered.
To integrate the plasmonic MZM monolithically with the electrical driver, the top metal layer is going to be replaced by a photonic layer (cf. Fig. 1 ). The version of the electrical driver presented here, however, does not contain an integrated plasmonic MZM but a bondpad output interface to drive external 50-Ω loads for electrical characterization. The top metal layer nevertheless has already been reserved.
III. MUX CIRCUIT DESIGN CONSIDERATIONS
For the 8:1 MUX, the cell-based design methodology with a well-defined power supply distribution and current mode signal interfaces between the symmetrically laid out and differentially operated cells is applied [6] . Only the data inputs are driven single-ended in order to lower the pad count and to ease the board layout of the RF module (cf. Fig. 3d ).
The block diagram of the 8:1 MUX is shown in Fig. 2a . The input clock is buffered and fed into the final 2:1 selector stage (SEL) and a 1:2 frequency divider, providing the clock signal for the preceding 4:1 MUX stages. The clock frequencydependent timing between the data outputs of the 4:1 MUX stages and the final 2:1 SEL can be adjusted by delay elements at the output of the input clock buffer. The block diagram of each of the two 4:1 MUXs is shown in Fig. 2b . It consists of three 2:1 MUXs in a tree structure. Single-ended to differential conversion is performed by an input buffer. Delay elements in each data path automatically controlled by a delay locked loop (DLL, not shown in Fig. 2b ) ensure proper sampling of the input data by the first MUX stages (cf. [6] ). A reset concept to synchronize the frequency dividers in the 4:1 MUX blocks ensures that the data inputs are multiplexed in the right order.
Special focus was given to the design of the output stage. Here, a power multiplexer (PMUX) architecture is used where the output is driven directly by the final 2:1 SEL. In the simplified circuit diagram shown in Fig. 2c the clock current switch (CCS) switches the operating current I 0 between two data current switches (DCSs), corresponding to the two data inputs, and via a common base stage (CBS) directly to the output. Neither an additional MS-D-FF for retiming nor an output buffer is applied since this would degrade the highspeed performance. This inherent benefit of the PMUX is already demonstrated in [4] and shall here be summarized for the sake of convenience. In contrast to the current switch of state-of-the-art modulator drivers the DCS transistors of the power MUX are switched by the output current of the CCS rather than by the data signals that remain unchanged during switching. Therefore, the DCS and CCS can be considered as a cascode stage driven by the (low-jitter) clock signal only. This leads to the following advantages compared to state-of-the-art modulator driver concepts: 1) Retiming capability and smaller jitter: Phase shifts and time jitter of the data input signal do not occur in the output signal as long as the clock is within the clock phase margin. 2) Steeper output pulse edges: The edge steepness is mainly given by the switching speed of the CCS, which can, up to a certain extent, be increased by increasing the clock amplitude. This is demonstrated in Fig. 3 where from (c) to (b) the clock amplitude is raised from 0.5 V pp to 1.3 V pp differential voltage swing. 3) Less critical data input buffers: The input data rate is only half of the output rate, and moreover, the clock current of the loading DCS is zero during the transients of the input data. For the PMUX modulator driver design an operating current of I 0 = 25 mA is chosen, leading to a differential output voltage swing of 2.5 V pp at the on-chip 50-Ω termination (integrated plasmonic modulator scenario) and of 1.25 V pp with an additional external 50-Ω load (e.g., an oscilloscope). Two cascaded emitter followers (EFs) are used to drive each current switch, as the current switch transistors' input capacitances are comparatively high due to the large transistor sizes required for the high operating current I 0 . To increase the output bandwidth, a CBS (cf. Fig. 2c ) is introduced at the output of the DCSs. This cascode configuration contributes only roughly half as much capacitance to the output load as the two tiedtogether DCS collectors. As an additional advantage of the CBS, capacitive feedback from data output to data input via the collector-base capacitances is reduced. To create sufficient output voltage headroom, the base of the CBS is biased by V bias ≈ 1 V.
IV. MEASUREMENT RESULTS
A photomicrograph of the 2600 µm × 1700 µm MUX chip fabricated in the IHP SG13G2 SiGe BiCMOS (f T = 300 GHz, f max = 500 GHz) process is shown in Fig. 4 . At a single supply voltage of −5.5 V the chip consumes 1.34 A, of which only 11.7 % is consumed by the 2:1 PMUX. This corresponds to a total power consumption of only 862 mW for the final 2:1 SEL and the modulator driver (which, in this case, simply could be omitted) of the targeted silicon photonics transmitter.
The measurement setup consists of a Keysight E8257D signal generator as a half-rate clock source and a Keysight DCA-J 86100C sampling scope with an 86118A H01 sampling head and an 86107A precision timebase. An Anritsu MP1800A bit pattern generator with four MU181020B modules provides four independent 2 9 − 1 PRBS data sequences. To obtain the necessary eight data signals, each of the four bit patterns is connected to two MUX inputs via different cable lengths to de-correlate the input signals. A by four divided clock coming from the MUX chip is used as a clock source for the bit pattern generator and to trigger the sampling scope. The chip is assembled in the RF module shown in Fig. 3d , where all the high-speed I/Os, except the PMUX output, are connected via bondwires and microstrip lines to K-connectors. The PMUX output, which, in this version, is connected to bondpads in a GSSG configuration, was measured on the die by a 67 GHz Infinity Probe of Cascade Microtech.
At the intended output data rate of 100 Gbit/s, the MUX shows clear eye openings (cf. Fig. 3a, 3b) with 310 fs rms , respective 2.1 ps pp , jitter and a differential output voltage swing of 1.2 V pp at the 50-Ω load of the sampling scope. In the next development step, this voltage doubles as the 50-Ω load is replaced by the integrated MZM. To demonstrate that the MUX can operate at an even higher output voltage swing, the output current I 0 has been increased to approximately twice the nominal value. Even if, in this case, the output transistors are operated in the high-current region, the aforementioned potential of the PMUX yields an eye diagram, shown in that still shows good quality with a differential output voltage swing of approximately 2.0 V pp at the 50 Ω load.
To explore the speed limit of the MUX, the data rate was increased to 140 Gbit/s, which is bound by the maximum frequency of 70 GHz of the clock signal generator. The output eye diagram is still clearly open (cf. Fig. 6 ) with a differential voltage swing of 1.2 V pp . While the fastest MUX in SiGe bipolar technology known to the authors achieves up to 160 Gbit/s [7] , the reported eye diagram quality at 140 Gbit/s already is poor and has significantly less voltage swing than the MUX presented in this paper. Additionally, the MUX presented here does not need a linear feedforward equalizer to equalize the output signal.
At a data rate of 140 Gbit/s, a 1-0 data sequence has a fundamental frequency of 70 GHz, which is equal to the 3 dB corner frequency of the sampling scope used for measurement. The wafer probe head and the cables account for additional damping of ≈1.2 dB and ≈0.5 dB, respectively, at this frequency, leading to a total attenuation of ≈4.7 dB. To obtain an expectation of how the eye diagram looks on-chip without any impact from the measurement equipment, a simulation of the PMUX output stage at 140 Gbit/s is performed. A HICUM transistor model and layout parasitic extraction by Assura QRC are used for the simulation, which shows a clear eye opening (cf. Fig. 7a ). Applying a Gaussian roll-off filter,
with an attenuation of 4.7 dB at 70 GHz as a model for the measurement equipment, the eye diagram in Fig. 7b is obtained. Except for showing lower noise and jitter, the simulated eye diagram in Fig. 7b agrees well with the measurement (cf. Fig. 6 ). Thus, the on-chip eye diagram as would be perceived by an integrated modulator can be assumed to look similar to the well opened simulated one in Fig. 7a . This shows that the PMUX concept together with a monolithically integrated plasmonic modulator offers the potential for even higher data rates, leading the way toward future 200 Gbit/s transmitters.
V. CONCLUSION A power multiplexer intended to directly drive a monolithically integrated plasmonic modulator at data rates in excess of 100 Gbit/s at a differential output voltage swing of 2 V pp was presented. At 50 Ω external load and a data rate of 100 Gbit/s a clear eye diagram can be measured with a differential voltage swing of 1.2 V pp . By increasing the output current into the transistors' high-current region, good eye quality can still be obtained with a 2 V pp differential voltage swing at a 50 Ω load. The output eye quality benefits from the power multiplexer architecture, which enables low jitter and clear eye openings mainly only deteriorated by the measurement equipment even at an output data rate of 140 Gbit/s with 1. 
